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A method of improving the Al-bearing compound/GaAs interface against water vapor oxidation has been demonstrated. Amorphous native oxide formed by wet oxidation of an amorphous ͑Ga, As͒/ ͑Al, As͒ heterostructure on GaAs has exhibited an improved oxide/semiconductor interface with the incorporation of a thin GaP barrier layer of about two monolayers on the GaAs substrate. High resolution transmission electron microscopy shows an interfacial roughness on the order of 15 Å, and an enhancement of photoluminescence of three order of magnitude as compared to the as-grown counterpart without a GaP barrier indicates a great reduction in interface electronic traps. Having an improved interfacial roughness, a reduced interface trap density and an amorphous native oxide, this technique has a potential use in GaAs-based metal-oxide-semiconductor field-effect transistors. © 1998 American Institute of Physics. ͓S0003-6951͑98͒02821-6͔
To realize a GaAs-based metal-oxide-semiconductor field-effect transistor ͑MOSFET͒ has been a subject of study for the past several decades.
1 Either deposited insulators or GaAs native oxides have been used as the gate material. Due to the rough interface and high density of interfacial traps between GaAs and the insulating dielectrics, limited progress has been achieved. None of these approaches have yielded an interfacial quality ͑trap density below 5ϫ10 10 cm Ϫ2 eV Ϫ1 ) comparable to that of the established technology of the Sibased MOS system. Recently, ͑Ga,Gd͒ 2 O 3 has been deposited on GaAs substrates in situ using an ultrahigh vacuum ͑UHV͒ growth system by Hong et al.
2,3 to achieve both nand p-type enhancement mode MOS devices with trap density levels around 5ϫ10 10 cm Ϫ2 eV
Ϫ1
. From the structural point of view, both SiO 2 /Si and ͑Ga,Gd͒ 2 O 3 /GaAs semiconductor/oxide interfaces exhibit interfacial sharpness close to atomic level and both SiO 2 and ͑Ga,Gd͒ 2 O 3 oxides are amorphous. 4 In contrast, interfaces between InP or GaAs and its native oxides formed via ex situ water vapor oxidation of Albearing compounds have shown susceptibilities to chemical reactions leading to rough interfaces. In addition, microcrystallites form in the native oxide, 5 and an undesirable thermodynamic reaction between GaAs and arsenic oxide leaves elemental As trapped at the interface. 6 Consequently, the formation of a high density of electronic traps has been attributed to these interfacial As precipitates. 7 These three problems may have limited the successes of Chen et al. 8 and Grudowski et al. 9 in their demonstration of GaAs or InPbased MOSFETs. Nevertheless, as compared to the UHV deposition of ͑Ga,Gd͒ 2 O 3 , the great simplicity of forming oxides by ex situ water vapor oxidation as is used in the SiO 2 /Si system in order to realize GaAs-based MOSFETs warrants further investigation. In this work, we present results on wet oxidation of amorphous ͑Ga,As͒/͑Al,As͒ heterostructures with a thin GaP interfacial barrier layer as an oxidation barrier to address some of these problems.
The amorphous ͑Ga,As͒/͑Al,As͒ heterostructure has been grown on GaP or GaAs substrates at ϳ100°C using molecular beam epitaxy. PH 3 running through a gas cracker cell maintained at 900°C provides the phosphorous for the growth of the GaP barrier layer. In a typical structure, a lightly Si-doped (nϷ3ϫ10 17 cm
Ϫ2
) GaAs buffer layer of about 3000 Å thick was first grown on a ͑100͒ GaAs substrate at 580°C with a growth rate of 1 m/h. Subsequently, a thin GaP of about two monolayers has been deposited before the substrate temperature is lowered for the growth of an amorphous ͑Al,As͒ layer capped with an amorphous ͑Ga, As͒ layer. The wet oxidation of the amorphous ͑Al,As͒ layer takes place in an open quartz tube furnace at a temperature range from 300 to 450°C in H 2 O vapor atmosphere. We have employed transmission electron microscopy ͑TEM͒, Auger electron spectroscopy ͑AES͒, and photoluminescence spectroscopy ͑PL͒ to characterize the oxidized film and to assess the effect of the oxidation barrier.
There is great variation in the oxidation rate via water vapor oxidation for different Al-bearing compounds. 10, 11 For the AlGaAs system, a lower aluminum concentration leads to a slower oxidation rate, but wet oxidation proceeds even in GaAs. One of the challenges in realizing Al-bearing native oxides on GaAs using wet oxidation is the precise control of oxidation front from penetrating into the GaAs epitaxial layer or substrate. Therefore, it is desirable to protect the GaAs epilayer or substrate from wet oxidation. To achieve this, oxidation of different materials has been investigated. It has been reported that an Al 0.5 In 0.5 P layer oxidizes slower than an Al 0.5 Ga 0.5 As layer, and negligible oxidation has been noticed in Ga 0.5 In 0.5 P. 12 Although there are few data reported on the oxidation of GaInP with varying Ga/In ratio, GaP may be more resistant to water vapor oxidation due to its inherently larger bond strength than InP.
In Fig. 1 we compare the AES depth profiles of two wet-oxidized amorphous ͑Ga,As͒/͑Al,As͒ heterostructures, each layer of 200 Å, deposited on either a GaAs ͓Fig. 1͑a͔͒ or GaP ͓Fig. 1͑b͔͒ substrate. The oxidation has been performed at 400°C for 2 h. phous ͑Ga,As͒ and ͑Al, As͒ layers have been achieved as indicated by the reduction of As signal below the detection limit. A large Ga signal is observed near the oxide/ semiconductor interface in Fig. 1͑a͒ , and the oxygen front penetrates into the GaAs farther than the aluminum front. A corresponding decrease in the arsenic signal suggests that, upon the completion of oxidizing the ͑Al,As͒ layer, wet oxidation proceeds into the crystalline GaAs buffer layer, resulting in a preferential arsenic loss and the formation of a predominantly gallium oxide layer of about 100 Å thick. The cross section TEM micrograph displayed in Fig. 2 shows a distinctive dark band of about 100 Å thick below the amorphous Al 2 O 3 layer. This dark band lacks the characteristic ͑002͒ diffraction contrast of the zinc-blende structure, as compared to the rest of crystalline GaAs substrate. This dark layer is ascribed to amorphous or extremely fine grained gallium oxides formed by oxidizing the GaAs matrix. This result is consistent with the notion obtained from all prior work on the oxidation of GaAs, in which Ga 2 O 3 forms on the oxidized GaAs surface provided that volatile As 2 O 3 can escape. 6 In contrast, there is no Ga hump, phosphorous loss, or oxygen penetration near the oxide/GaP interface in Fig.  1͑b͒ . The most common features between Fig. 1͑a͒ and 1͑b͒ are the conversion of the amorphous ͑Ga, As͒/͑Al,As͒ heterostructures into amorphous oxides with a complete depletion of As within the oxides, which escapes easily through the porous oxides. Since both heterostructures have been subjected to an identical heat treatment, the difference in the two oxide/semiconductor interfaces indicates that amorphous ͑Al,As͒ deposited on a GaP substrate is a more robust structure for resisting water vapor oxidation of the underlying matrix.
Although bulk GaP has exhibited a better oxidation resistance, it is not feasible to grow a thick GaP buffer layer on a GaAs substrate and to use it as an oxidation barrier for the realization of GaAs-based MOSFETs. A 4% lattice mismatch between GaAs and GaP will lead to the formation of a misfit dislocation array along the GaAs/GaP interface once the epitaxial GaP is beyond the critical thickness around 10 Å. We have thus grown a thin GaP of about two monolayers on a GaAs buffer layer as the oxidation barrier before the deposition of amorphous ͑Al,As͒ and ͑Ga,As͒ layers. Samples grown without the GaP interlayer have also been used as references to study the effect of the GaP barrier. Figure 3 is a high resolution ͑HR͒ TEM micrograph of an ͓amorphous ͑Ga,As͒/͑Al,As͔͒/GaP/GaAs heterostructure oxidized at 400°C for 30 min. The oxide exhibits an amorphous structure containing no recognizable nanocrystallites using nanoscale Fourier transform analysis of HRTEM data. Although the GaP/GaAs interface is not recognizable due to the low contrast in high resolution imaging, the oxidation front appears to be flat, suggesting that the oxidation may have been stopped in the GaP barrier. The transition from the crystalline structure to amorphous is abrupt to less than 3 ML across the oxide/semiconductor interface. The overall interfacial roughness is on the order of 15-20 Å which is comparable to SiO 2 /Si counterpart. 13 In addition, we have not found crystalline As precipitates along the oxide/ semiconductor interface as have been reported in lateral oxidation of crystalline AlAs buried layer. We attribute the lack of As nanocrystallites to the relatively porous structure in the amorphous oxide that permits the As to escape. In contrast, for a sample having a similar heterostructure but without the GaP barrier layer, an identical heat treatment gives rise to an increase in interface roughness to more than 70 Å and nanoscale fault structures are seen near the degraded substrate surface. It is apparent that the GaP barrier layer plays a significant role in controlling the interface morphology upon oxidation.
Since TEM is not capable of resolving atomic species and AES has its chemical resolution limit, a quantitative assessment of the possible existence of elemental As in oxidized heterostructures requires more sensitive techniques. The As atoms formed via the favorable thermodynamic reaction of GaAs and arsenic oxide even at room temperatures may distribute in the bulk of the oxide layer or near the interface resulting in interfacial traps. We have employed PL spectroscopy, which is sensitive to the effect of electronic traps or carrier recombination, to further evaluate the oxidation of the amorphous ͑Al,As͒ layer on GaAs. Figure 4 shows the variation of 77 K PL spectra of asgrown and wet-oxidized amorphous ͑Ga,As͒/͑Al,As͒ heterostructures on GaAs with and without the thin GaP barrier layer. Two peaks are typically observed in each spectrum. The peak around 8200 Å corresponds to the band edge luminescence of the Si-doped GaAs buffer layer. We have attributed the other peak to defect related luminescence.
14 In general, for an as-grown heterostructure, luminescence is the weakest as expected for two reasons. First, GaAs with an air-exposed surface has a high surface recombination velocity, which reduces the luminescence intensity. 15 Furthermore, the 50% excess As incorporated in the lowtemperature grown amorphous ͑Al,As͒ layer, which has been determined by Auger spectroscopy, contributes adversely to luminescence. A thin GaP interlayer apparently passivates to some extent the GaAs surface from the As-rich amorphous layer and gives rise to an improved luminescence. A complete oxidation of the amorphous ͑Ga,As͒/͑Al, As͒ and the removal of As significantly enhance the PL intensity. Finally, the additional GaP barrier layer preserves the integrity of the oxide/semiconductor interface providing the ultimate luminescence enhancement of about three orders of magnitude as compared to the unoxidized one. This result suggests that the electronic trap density has been greatly reduced by incorporating a thin GaP oxidation barrier and removing As through the porous amorphous oxides. More work is needed, however, to clarify which defects and how they affect the luminescence spectra upon wet oxidation.
In summary, a thin GaP barrier layer of about two monolayers deposited on GaAs substrates has been shown to be an effective barrier against water vapor oxidation. Formation of an amorphous native oxide by wet oxidation of a lowtemperature grown amorphous ͑Ga,As͒/͑Al,As͒ heterostructure deposited on a GaP passivated GaAs at 400°C for 30 min exhibits an oxide/semiconductor interface that is smooth on the order of 15 Å. A greatly reduced interfacial trap density has been observed from GaAs protected by a thin GaP barrier layer as compared to the nonbarrier counterpart. This technique has potential applications in fabricating GaAsbased MOSFETs.
